


Figure 1







Figure 2

Figure 3






Figure 4




Figure 5




Figure 6

Figure 7





Figure 8




The figure consists of two parts: a block diagram and a circuit schematic.

Block Diagram: The system is controlled by a "Digital Control" block. It receives "Comparator Reset" signals from two comparators. The Digital Control block sends "Counter+ Enable" and "Counter- Enable" signals to the "Counter+" and "Counter-" blocks, respectively. It also receives "Counter+ ReadOut" and "Counter- ReadOut" signals from these counters. The Digital Control block sends a "Reset" signal to both counters. The outputs of the counters are sent to a "Multiplier" block, which produces a "Binary Stream". Calibration data for Cref+ and Cref- is provided to the Digital Control block.

Circuit Schematic: The schematic shows the input stage of the sensor. It features two differential pairs of transistors. The left pair consists of PMOS transistors T1+ and T2+, and NMOS transistors T3+ and T4+. The right pair consists of PMOS transistors T1- and T2-, and NMOS transistors T3- and T4-. The input signal $V_{in}(t)$ is applied to the gates of T2+ and T2-. The gates of T1+ and T1- are connected to V_{ref+} and V_{ref-} , respectively. The gates of T3+ and T3- are connected to V_{pr+} and V_{pr-} , respectively. The gates of T4+ and T4- are connected to VDD and VSS , respectively. The sources of T2+ and T2- are connected to a common source node, which is connected to the gates of T3+ and T3-. The sources of T3+ and T3- are connected to a common source node, which is connected to the gates of T4+ and T4-. The sources of T4+ and T4- are connected to VDD and VSS , respectively. The output nodes are connected to capacitors C_{out+} and C_{out-} , which are connected to GND. The output nodes are also connected to the gates of T5+ and T5-, which are connected to GND.

Figure 10






Figure 11





Figure 12

Figure 13







Figure 14


Figure 15



The schematic illustrates the proposed 1-bit DCC-based DAC. It features a central Digital Counter & Controller (DCC) block. The input $V_{in}(t)$ is connected to a network of transistors (T1, T2, T3, T4, T5, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T20, T21, T22, T23, T24, T25, T26, T27, T28, T29, T30, T31, T32) and capacitors (C1, C2, C3, C4). The DCC block controls the operation of these transistors. The circuit also includes a current source C_{diff} and a threshold current source C_{thr} . The output of the DAC is $V_{out}(t)$, which is connected to a network of transistors (T1, T2, T3, T4, T5, T6, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T20, T21, T22, T23, T24, T25, T26, T27, T28, T29, T30, T31, T32) and capacitors (C1, C2, C3, C4). The circuit is powered by V_{DD} and V_{SS} .

10/522805

Figure 17



9011-1006

Figure 18

